|
cantata
|
Header file of RCC HAL Extension module. More...
#include "stm32f1xx_hal_def.h"

Go to the source code of this file.
Classes | |
| struct | RCC_OscInitTypeDef |
| RCC Internal/External Oscillator (HSE, HSI, LSE and LSI) configuration structure definition. More... | |
| struct | RCC_PeriphCLKInitTypeDef |
| RCC extended clocks structure definition. More... | |
Macros | |
| #define | CR_REG_INDEX ((uint8_t)1) |
| #define | IS_RCC_HSE_PREDIV(__DIV__) (((__DIV__) == RCC_HSE_PREDIV_DIV1) || ((__DIV__) == RCC_HSE_PREDIV_DIV2)) |
| #define | IS_RCC_PLL_MUL(__MUL__) |
| #define | IS_RCC_MCO1SOURCE(__SOURCE__) |
| #define | IS_RCC_ADCPLLCLK_DIV(__ADCCLK__) |
| #define | IS_RCC_PERIPHCLOCK(__SELECTION__) |
| #define | RCC_PERIPHCLK_RTC 0x00000001U |
| #define | RCC_PERIPHCLK_ADC 0x00000002U |
| #define | RCC_ADCPCLK2_DIV2 RCC_CFGR_ADCPRE_DIV2 |
| #define | RCC_ADCPCLK2_DIV4 RCC_CFGR_ADCPRE_DIV4 |
| #define | RCC_ADCPCLK2_DIV6 RCC_CFGR_ADCPRE_DIV6 |
| #define | RCC_ADCPCLK2_DIV8 RCC_CFGR_ADCPRE_DIV8 |
| #define | RCC_HSE_PREDIV_DIV1 0x00000000U |
| #define | RCC_HSE_PREDIV_DIV2 RCC_CFGR_PLLXTPRE |
| #define | RCC_PLL_MUL2 RCC_CFGR_PLLMULL2 |
| #define | RCC_PLL_MUL3 RCC_CFGR_PLLMULL3 |
| #define | RCC_PLL_MUL4 RCC_CFGR_PLLMULL4 |
| #define | RCC_PLL_MUL5 RCC_CFGR_PLLMULL5 |
| #define | RCC_PLL_MUL6 RCC_CFGR_PLLMULL6 |
| #define | RCC_PLL_MUL7 RCC_CFGR_PLLMULL7 |
| #define | RCC_PLL_MUL8 RCC_CFGR_PLLMULL8 |
| #define | RCC_PLL_MUL9 RCC_CFGR_PLLMULL9 |
| #define | RCC_PLL_MUL10 RCC_CFGR_PLLMULL10 |
| #define | RCC_PLL_MUL11 RCC_CFGR_PLLMULL11 |
| #define | RCC_PLL_MUL12 RCC_CFGR_PLLMULL12 |
| #define | RCC_PLL_MUL13 RCC_CFGR_PLLMULL13 |
| #define | RCC_PLL_MUL14 RCC_CFGR_PLLMULL14 |
| #define | RCC_PLL_MUL15 RCC_CFGR_PLLMULL15 |
| #define | RCC_PLL_MUL16 RCC_CFGR_PLLMULL16 |
| #define | RCC_MCO1SOURCE_NOCLOCK ((uint32_t)RCC_CFGR_MCO_NOCLOCK) |
| #define | RCC_MCO1SOURCE_SYSCLK ((uint32_t)RCC_CFGR_MCO_SYSCLK) |
| #define | RCC_MCO1SOURCE_HSI ((uint32_t)RCC_CFGR_MCO_HSI) |
| #define | RCC_MCO1SOURCE_HSE ((uint32_t)RCC_CFGR_MCO_HSE) |
| #define | RCC_MCO1SOURCE_PLLCLK ((uint32_t)RCC_CFGR_MCO_PLLCLK_DIV2) |
| #define | __HAL_RCC_HSE_PREDIV_CONFIG(__HSE_PREDIV_VALUE__) MODIFY_REG(RCC->CFGR,RCC_CFGR_PLLXTPRE, (uint32_t)(__HSE_PREDIV_VALUE__)) |
| Macro to configure the External High Speed oscillator (HSE) Predivision factor for PLL. More... | |
| #define | __HAL_RCC_HSE_GET_PREDIV() READ_BIT(RCC->CFGR, RCC_CFGR_PLLXTPRE) |
| Macro to get prediv1 factor for PLL. | |
| #define | __HAL_RCC_ADC_CONFIG(__ADCCLKSOURCE__) MODIFY_REG(RCC->CFGR, RCC_CFGR_ADCPRE, (uint32_t)(__ADCCLKSOURCE__)) |
| Macro to configure the ADCx clock (x=1 to 3 depending on devices). More... | |
| #define | __HAL_RCC_GET_ADC_SOURCE() ((uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_ADCPRE))) |
| Macro to get the ADC clock (ADCxCLK, x=1 to 3 depending on devices). More... | |
Functions | |
| HAL_StatusTypeDef | HAL_RCCEx_PeriphCLKConfig (RCC_PeriphCLKInitTypeDef *PeriphClkInit) |
| void | HAL_RCCEx_GetPeriphCLKConfig (RCC_PeriphCLKInitTypeDef *PeriphClkInit) |
| uint32_t | HAL_RCCEx_GetPeriphCLKFreq (uint32_t PeriphClk) |
Header file of RCC HAL Extension module.
This software component is licensed by ST under BSD 3-Clause license, the "License"; You may not use this file except in compliance with the License. You may obtain a copy of the License at: opensource.org/licenses/BSD-3-Clause
1.8.13