Verilog Documentation Generator