Verilog Parser: tests/inc-1.h Source File

Verilog Parser

Main Page
Related Pages
Modules
Data Structures
Files

File List
Globals

inc-1.h

1

2 `define BUS_WIDTH 31:0 // width of a bus

tests
inc-1.h
Generated on Sat Aug 6 2016 11:14:06 for Verilog Parser by 1.8.11