Processor Counter Monitor
|
Socket-wide counter state. More...
#include <cpucounters.h>
Public Member Functions | |
SocketCounterState & | operator+= (const BasicCounterState &ccs) |
SocketCounterState & | operator+= (const UncoreCounterState &ucs) |
SocketCounterState (const SocketCounterState &)=default | |
SocketCounterState (SocketCounterState &&)=default | |
SocketCounterState & | operator= (SocketCounterState &&)=default |
SocketCounterState & | operator= (UncoreCounterState &&ucs) |
![]() | |
BasicCounterState (const BasicCounterState &)=default | |
BasicCounterState (BasicCounterState &&)=default | |
BasicCounterState & | operator= (BasicCounterState &&)=default |
BasicCounterState & | operator+= (const BasicCounterState &o) |
void | readAndAggregate (std::shared_ptr< SafeMsrHandle >) |
void | readAndAggregateTSC (std::shared_ptr< SafeMsrHandle >) |
int32 | getThermalHeadroom () const |
Returns current thermal headroom below TjMax. | |
![]() | |
UncoreCounterState (const UncoreCounterState &)=default | |
UncoreCounterState (UncoreCounterState &&)=default | |
UncoreCounterState & | operator= (UncoreCounterState &&)=default |
UncoreCounterState & | operator+= (const UncoreCounterState &o) |
Protected Member Functions | |
void | readAndAggregate (std::shared_ptr< SafeMsrHandle > handle) |
![]() | |
void | readAndAggregate (std::shared_ptr< SafeMsrHandle >) |
Friends | |
class | PCM |
Additional Inherited Members | |
![]() | |
enum | { L3MissPos = 0, ArchLLCMissPos = 0, L3UnsharedHitPos = 1, ArchLLCRefPos = 1, SKLL3HitPos = 1, L2HitMPos = 2, SKLL2MissPos = 2, L2HitPos = 3 } |
![]() | |
checked_uint64 | InstRetiredAny {} |
checked_uint64 | CpuClkUnhaltedThread {} |
checked_uint64 | CpuClkUnhaltedRef {} |
checked_uint64 | Event [PERF_MAX_CUSTOM_COUNTERS] |
uint64 | InvariantTSC |
uint64 | CStateResidency [PCM::MAX_C_STATE+1] |
int32 | ThermalHeadroom |
uint64 | L3Occupancy |
uint64 | MemoryBWLocal |
uint64 | MemoryBWTotal |
uint64 | SMICount |
uint64 | FrontendBoundSlots |
uint64 | BadSpeculationSlots |
uint64 | BackendBoundSlots |
uint64 | RetiringSlots |
uint64 | AllSlotsRaw |
std::unordered_map< uint64, uint64 > | MSRValues |
![]() | |
uint64 | UncMCFullWrites |
uint64 | UncMCNormalReads |
uint64 | UncHARequests |
uint64 | UncHALocalRequests |
uint64 | UncPMMWrites |
uint64 | UncPMMReads |
uint64 | UncEDCFullWrites |
uint64 | UncEDCNormalReads |
uint64 | UncMCGTRequests |
uint64 | UncMCIARequests |
uint64 | UncMCIORequests |
uint64 | PackageEnergyStatus |
uint64 | DRAMEnergyStatus |
uint64 | TOROccupancyIAMiss |
uint64 | TORInsertsIAMiss |
uint64 | UncClocks |
uint64 | CStateResidency [PCM::MAX_C_STATE+1] |
Socket-wide counter state.