|
Verilog Parser
|
Describes a single gate with one input and several outputs. More...
#include <verilog_ast.h>
Data Fields | |
| ast_expression * | input |
| ast_metadata | meta |
| Node metadata. | |
| ast_identifier | name |
| ast_list * | outputs |
Describes a single gate with one input and several outputs.